

# Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance

Warin Sootkaneung, Sasithorn Chookaew

Department of Computer Engineering  
Rajamangala University of Technology Phra Nakhon  
Bangkok, Thailand  
{warin.s, sasithorn.c}@rmutp.ac.th

Suppachai Howimanporn

Faculty of Technical Education  
King Mongkut's University of Technology North Bangkok  
Bangkok, Thailand  
suppachai.h@fte.kmutnb.ac.th

**Abstract**— In the era of deep-nanoscale transistors, 3D structure of a FinFET device strengthens the self-heating effect (SHE) leading to large increase in the device temperature. Heat issues have introduced a major concern to VLSI designers since temperature is a key parameter in various aging mechanisms. This work investigates the impact of bias temperature instability (BTI) in conjunction with temperature effect inversion (TEI) on long-term circuit performance. To accurately evaluate the device aging degradation, the proposed unified TEI and BTI model considers temperature variation extracted from power dissipation in the device. The comparison of delay degradation results from our approach and other different predictions is carried out through selected combinational benchmark circuits under different operating conditions. Our approach provides highly optimistic results in which either performance degradation or improvement can be found. However, performance degradation tends to worsen at high temperature, yet lessen at high frequency.

**Keywords**—bias temperature instability (BTI); delay degradation; FinFET; self-heating effect (SHE); temperature effect inversion (TEI)

## I. INTRODUCTION

FinFETs have recently become one of the most attractive alternatives in commercial processor productions where further scaling is seriously required. However, FinFET's 3D fin-shaped structure has intensified the self-heating effect (SHE) that induces a tremendous increase in temperature due to large thermal resistance [1], [2]. Bias temperature instability (BTI) is one of the most prominent aging degradations that are strongly vulnerable to heat from SHE [3]. BTI affects both pFinFET (negative BTI or NBTI) and nFinFET (positive BTI or PBTI) causing a shift in the device threshold voltage ( $V_{th}$ ). The variation in threshold voltage subsequently weakens the driving capability, worsens the delay performance, and shortens the circuit lifetime [4], [5], [6].

On the other hand, the delay characteristic of a FinFET device under temperature variation is completely different from that of its planar counterparts. As temperature rises, the temperature effect inversion (TEI) provides variation in carrier mobility and threshold voltage that alters the driving current. Under super threshold operation, TEI causes the "on" current of FinFETs to increase at high temperature [7], [8]. TEI extensively worsens the SHE due to the positive feedback

loop of power dissipation and may bring the circuit into thermal runaway even at low ambient temperature. Moreover, the impact of TEI adds more difficulty to thermal management approaches because the maximum performance of each transistor is achieved at relatively high operating temperature [9].

To the best of our knowledge, this work is one of the first efforts to explore the impact of BTI on circuit performance in the presence of TEI based on power/thermal model for temperature variation. In this study, we consider that TEI and N/PBTI have a positive and negative influence, respectively, on power and delay functions. Due to this interrelation, we evaluate the convergence of temperature and all other parameters through an iterative procedure and consequently, perform long-term gate/circuit delay prediction. Under different operation scenarios, we compare the long-term delay degradation results obtained from our approaches with those from other methods. From the proposed method, most circuits under 10-year stress experience slight performance degradation (less than 2.3%), whereas some circuits gain performance improvement as much as 10%. This work provides highly optimistic results compared to the previous works.

The rest of the paper is organized as follows. Section II provides important background of thermal analysis, TEI, BTI, and some related works. The proposed simulation methodology for long-term performance prediction is introduced in section III. Experimental results and conclusion are given in sections IV and V, respectively.

## II. BACKGROUND

### A. Temperature Effect Inversion

As temperature increases, the mobility of carriers in the channel decreases due to the ionized impurity and phonon scattering [8]. While the threshold voltage in both planar and fin transistors decreases equally at high temperature, small change in the mobility of FinFET devices results in increased current. This phenomenon is called as the *temperature effect inversion* where the driving current  $I_{on}$  at all supply voltage levels is enhanced as temperature increases. The increase in driving current due to TEI improves the delay as well as raises the operating temperature in FinFET circuits. Figure 1 gives an example of the impact of TEI on driving current in a 14-nm bulk tri-gate pFinFET from [10] for different levels of  $V_{gs}$ .




Figure 1.  $I_{on}$  under temperature variation for different  $V_{gs}$  values in the 14-nm bulk tri-gate nFinFET (a) and pFinFET (b)

according to (1) which shows  $I_{on}$  in subthreshold and superthreshold regimes [9]:

$$I_{on} = \begin{cases} \mu(T) e^{\frac{V_{gs} - V_{th}(T)}{S(T)}}, & V_{gs} < V_{th} \\ \mu(T) (V_{gs} - V_{th}(T))^{\beta}, & \text{otherwise} \end{cases} \quad (1)$$

where  $\mu$ ,  $S$ ,  $V_{th}$ , and  $\beta$  are the carrier mobility, the subthreshold swing, the threshold voltage, and the velocity saturation effect factor, respectively. All of these parameters are temperature-dependent

### B. Temperature Modeling

The change of temperature ( $\Delta T$ ) from the ambient level in typical FinFETs can be modeled by evaluating the thermal resistance ( $R_{th}$ ) and power dissipation ( $P_{dis}$ ) under a certain operating condition as follows: [2]

$$\Delta T = R_{th} P_{dis} \quad (2)$$

The thermal resistance  $R_{th}$  is dependent on materials and geometrical structure. In particular,  $R_{th}$  of a FinFET device decreases with increasing number of fins in approximately inverse proportion [11]. The total power dissipation  $P_{dis}$  consists of two components: dynamic power  $P_{dyn}$  and static or leakage power  $P_{sta}$ ; i.e.,  $P_{dis} = P_{dyn} + P_{sta}$ . The dynamic power, which is a part of power related to switching behavior of the circuit, can be obtained from

$$P_{dyn} = \alpha C_L V_{dd}^2 f \quad (3)$$

where  $\alpha$  is the activity factor of output node,  $C_L$  is the switching capacitance, and  $f$  is the clock frequency of the system. The activity factor  $\alpha$  of each transistor/gate can be obtained from the input patterns. The switching capacitance  $C_L$  includes diffusion, wire, and fanout capacitance components. All the above parameters can be achieved from device level simulation. In this study, we assume that the dynamic power is unaffected by temperature variation.

The other part of power, the static power  $P_{sta}$ , has a dependence on temperature, bias voltage, and threshold voltage.  $P_{sta}$  [9], [12] can be expressed as




Figure 2. Leakage current under temperature variation at nominal bias condition for an inverter designed with the 14-nm bulk FinFET technology

$$P_{sta} = V_{dd} \left[ c_1 T^2 e^{\frac{c_2 V_{dd} + c_3 V_{th}(T)}{T}} + c_4 e^{(c_5 V_{dd} + c_6)} \right] \quad (4)$$

In (4), the first term of  $P_{sta}$  is the subthreshold leakage and the last term is the gate leakage. The fitting constants,  $c_1$  to  $c_6$ , are technology-dependent. The contribution of the gate leakage to the total leakage is insignificant compared to the subthreshold component [12]. Therefore, we assume that the gate leakage is negligible. The total leakage current varying with temperature for an inverter is illustrated in Figure 2. The exponential increase in leakage with temperature as seen in this figure adds more positive feedback to the total power dissipation inducing more heat to the circuit according to (2).

### C. Bias Temperature Instability

BTI effect gradually increases the threshold voltage of a transistor over a long period of operation leading to a decrease in driving current. Both of the BTI effects can be described by the Reaction-Diffusion (RD) model. The simplified model for the long-term, worst-case threshold voltage shift  $\Delta V_{th,BTI}$  covering both stress and recovery phases [3], [13], [14] can be expressed as

$$\Delta V_{th,BTI}(T, t, V_{gs}, V_{th}) = \chi \left( \frac{\sqrt{K_s^2 (T, V_{gs}, V_{th}) D T_{cycle}}}{1 - K_r \left( \frac{1}{2n} \right) (T, t)} \right)^{2n} \quad (5)$$

where  $\chi$  is the BTI coefficient set to be 1 for NBTI and 0.5 for PBTI,  $K_s$  and  $K_r$  are fraction parameters of the stress and recovery, respectively,  $D$  is the fraction of stress time,  $T_{cycle}$  is the stress/recovery cycle time, and  $n$  is a fitting parameter set to be 1/6 for H<sub>2</sub>-based RD model. For the same technology, the threshold voltage shift from BTI is dependent on temperature, time, bias condition, and threshold voltage.

### D. Prior Work

As BTI, especially, NBTI has been considered to be a major long-term reliability concern, a number of NBTI models have been developed to address aging degradation in digital circuits during the design time. There have been many proposed techniques to predict and mitigate NBTI in SRAMs [5], [15], [16] and logic circuits [14], [17], [18], [19], [20], [21]. In [14], a closed form for the upper bound on the shift in threshold voltage  $\Delta V_{th}$  is derived as a function of the duty cycle of the stress phase and clock cycle time. The work in [17] proposed a unified model for NBTI and Hot Carrier Injection (HCL) to predict threshold voltage degradation and




Figure 3. Block diagram for the proposed performance analysis considering TEI and BTI

circuit lifetime in various FinFET devices and small circuits. In [18], performance and reliability of standard cells are evaluated considering NBTI and process variation in future technology nodes. Self-checking sensors was developed in [19] to monitor late transition due to NBTI in critical path of combinational circuits with low area and power cost. The works in [20] and [21] primarily explored the impact of the stacking effect on NBTI degradation in planar MOSFET logic circuits. However, NBTI predictions resulted from those two works are less likely to be accurate for modern FinFET design.

Few previously proposed aging models have taken into account thermal effects in FinFET devices. In [9], a TEI-aware dynamic thermal management approach was developed to minimize energy consumption in FinFET circuits operating at the optimal temperature with no performance penalty. The work in [22] investigated the temperature dependence of leakage under NBTI stress but the TEI is not included in their evaluation. The study in [23] integrated long-term NBTI prediction with the TEI, yet the operating temperature was set to be constant for the entire circuit regardless of power dissipation consideration.

### III. SIMULATION AND ANALYSIS METHODOLOGY

The objective of this work is to evaluate the delay degradation influenced by temperature and threshold voltage variations under TEI and BTI phenomena considering fine-grained temperature estimation from the power profile of each device. Our proposed performance/reliability simulation and analysis framework is illustrated in Figure 3 which consists of four models for temperature and power interaction, TEI, BTI, and circuit delay as will be discussed in the following subsections.

#### A. Thermal/Power Model

The thermal/power model gives the steady-state temperature corresponding to the power dissipation of each device. The power dissipation is derived from scratch using the fixed parameters: sizing, bias level, ambient temperature, and clock frequency, and the recursive parameters: SHE and the threshold voltage variation due to BTI. We initially

consider the change in temperature in (2) as a function of the thermal resistance and dynamic/leakage power in (3) and (4), respectively. Thermal resistance can be determined using sizing information which is related to the number of fins of the FinFET device [11]. In this model, the temperature and threshold voltage feedbacks from SHE and BTI affect only the subthreshold leakage.

For dynamic power determination, logic simulation is required to know the activity factor at each output node. We firstly calculate the total dynamic power dissipation in a gate from (3). Next, we can determine the dynamic power for each transistor as follows. For each device in the parallel network, the dynamic power is distinguished by the switching activity while all devices have the same load capacitance. Therefore, the dynamic power for each parallel transistor can be obtained based on the fraction of the device switching activity. On the other hand, for each transistor in series, the dynamic power is associated with the difference in load capacitance while all stacked transistors have the same switching activity. As a result, the dynamic power for each transistor in series can be obtained based on the fraction of the device load capacitance. Because there exist feedback loops in our consideration, the convergence of temperature requires an iterative procedure. In the situation that a device falls into the thermal runaway, we also limit the dynamic power by relocating the gate fanouts to reduce the load capacitance.

#### B. TEI Model

In this study, we assume that the change in  $I_{on}$  under temperature variation is considered approximately equivalent to the condition that TEI induces the threshold voltage shift  $\Delta V_{th,TEI}$  to the device, and hence, the carrier mobility and other temperature-dependent terms can be represented as the functions of  $\Delta V_{th,TEI}$ . The threshold voltage shift due to TEI  $\Delta V_{th,TEI}$  that varies the driving current in (1) when the temperature changes from nominal temperature  $T_0$  to any temperature  $T$  can now be expressed in the following equation:

$$I_{on} \cong \begin{cases} \mu(\Delta V_{th,TEI}) e^{\frac{V_{gs} - [V_{th}(T_0) + \Delta V_{th,TEI}(T)]}{s(\Delta V_{th,TEI})}}, & \text{subthreshold regime} \\ \mu(\Delta V_{th,TEI}) [V_{gs} - [V_{th}(T_0) + \Delta V_{th,TEI}(T)]]^\beta, & \text{otherwise} \end{cases} \quad (6)$$

Although we can evaluate the driving current as a function of temperature, mapping the change in  $I_{on}$  to the threshold voltage shift can help simplify the problem when BTI and delay, which are threshold voltage-dependent, are involved.




Figure 4. The equivalent shift in the threshold voltage due to TEI as a function of the target temperature in the 14-nm bulk tri-gate nFinFET (a) and pFinFET (b) for different  $V_{gs}$  values

TABLE I. 10-YEAR DELAY UNDER VARIATION IN AMBIENT TEMPERATURE

Circuit	$T_{amb} = 25\text{ }^{\circ}\text{C}$			$T_{amb} = 45\text{ }^{\circ}\text{C}$			$T_{amb} = 65\text{ }^{\circ}\text{C}$				
	Baseline Delay (ps)	Delay Change due to BTI (%)		Baseline Delay (ps)	Delay Change due to BTI (%)		Baseline Delay (ps)	Delay Change due to BTI (%)			
		without $\Delta V_{th,TEI}$ , Fixed T.	with $\Delta V_{th,TEI}$ , Fixed T.		Proposed Approach	without $\Delta V_{th,TEI}$ , Fixed T.		with $\Delta V_{th,TEI}$ , Fixed T.	Proposed Approach	without $\Delta V_{th,TEI}$ , Fixed T.	with $\Delta V_{th,TEI}$ , Fixed T.
C499	94.39	1.22	0.89	90.71	1.68	1.74	1.41	87.16	2.23	2.40	2.07
C880	114.75	1.23	0.93	109.91	1.69	1.76	1.45	105.22	2.26	2.43	2.13
C1355	105.96	1.24	0.98	101.75	1.71	1.77	1.51	97.69	2.28	2.45	2.19
C1908	140.99	1.26	0.52	135.22	1.74	1.80	1.08	129.66	2.32	2.50	1.79
C2670	183.60	1.16	0.47	177.10	1.58	1.64	0.97	170.91	2.08	2.24	1.60
C5315	188.66	1.23	0.79	181.68	1.67	1.75	1.31	174.98	2.24	2.41	1.98
C6288	456.73	1.26	1.01	438.44	1.75	1.81	1.56	420.70	2.35	2.53	2.28
C7552	157.32	1.23	0.73	151.52	1.68	1.75	1.25	145.68	2.23	2.40	1.91
i7	221.84	1.18	-8.43	213.98	1.61	1.67	-5.97	206.50	2.13	2.29	-3.43
i8	570.34	1.51	-3.77	539.75	2.13	2.21	-2.79	509.86	2.90	3.13	-1.59
i9	310.73	1.44	-9.45	297.65	2.01	2.08	-7.59	284.96	2.70	2.91	-4.56
S838	169.40	1.04	1.02	162.78	1.44	1.49	1.46	156.39	1.91	2.06	2.02
S5378	91.67	1.16	0.82	88.28	1.60	1.66	1.32	85.04	2.12	2.28	1.96
S15850	352.24	1.08	0.58	339.72	1.48	1.53	1.04	327.77	1.95	2.10	1.63
S35932	191.67	1.16	-8.74	185.25	1.58	1.64	-6.13	179.17	2.08	2.24	-3.48

## IV. EXPERIMENTAL RESULTS

Our gate-level simulation framework is implemented in JAVA on a 2.50-GHz Intel Core i7 machine with 16-GB memory. A number of experimental circuits selected from the ISCAS-85/89 (combinational parts) and MCNC benchmark suites are mapped with the cell library that consists of Inverter, and 2- to 4-input NAND and NOR gates. All cells are designed with minimum size by the 14-nm tri-gate bulk FinFET predictive technology from [10] throughout the experiment. At normal operating condition, we set  $V_{dd} = 0.8$  V, and the probability of input logic for all primary inputs is equally weighted. We also rearrange the fanouts of some gates when the temperature of some devices in that gate is higher than the maximum value of 125 °C.

Table I compares the delay degradation after 10 years of BTI stress in selected experimental circuits under different ambient temperatures ( $T_{amb}$ ) of 25 °C, 45 °C, and 65 °C with the operating frequency of 1 GHz. All delay values are normalized with respect to the original delay before BTI degradation at each given temperature. This baseline delay varies from the nominal delay at 25 °C as a result of TEI (i.e.,  $\Delta V_{th,TEI} = 0$  at 25 °C). At the given ambient temperature, the change in delay estimated from three different approaches is provided. Under the delay change field, the first column contains the delay results from the conventional BTI prediction where  $\Delta V_{th,TEI}$  is not included. The second column records the results from the BTI prediction proposed in [23] that takes into account  $\Delta V_{th,TEI}$  at fixed temperature without thermal estimation and the feedbacks of temperature and  $\Delta V_{th,BTI}$ . The last column of the delay change contains the delay results from our proposed approach. Note that the positive value of % change means the circuit delay increases, whereas the negative value indicates that the circuit delay decreases from the baseline delay.

In Table I, the delay of most circuits obtained from our approach increases by 0.5–2.3%, yet in i7, i8, i9, and S35932, the delay decreases as much as 10%. Since we integrate power/thermal model into our evaluation, the circuits with large load capacitance (those i circuits) tend to gain the speed from heat. Further, as the ambient temperature increases, the interaction between BTI and leakage power provides more

TABLE II. 10-YEAR DELAY DEGRADATION UNDER FREQUENCY VARIATION AT  $T_{amb} = 55\text{ }^{\circ}\text{C}$ 

Circuit	Baseline Delay (ps)	10-year Delay Change (%)		
		500 MHz	1 GHz	2 GHz
C499	88.92	2.14	1.72	1.16
C880	107.54	2.17	1.77	1.25
C1355	99.71	2.22	1.83	1.33
C1908	132.42	2.04	1.41	0.46
C2670	173.97	1.84	1.27	0.40
C5315	178.29	2.10	1.63	0.96
C6288	429.50	2.29	1.90	1.41
C7552	148.71	2.06	1.56	0.84
i7	210.20	-4.00	-4.71	-5.56
i8	524.72	0.09	-2.22	NA
i9	291.26	-2.94	-6.10	-7.14
S838	159.55	1.95	1.72	1.50
S5378	86.64	2.03	1.62	1.08
S15850	333.68	1.78	1.32	0.64
S35932	182.17	-4.27	-4.81	-5.31

negative feedback to the TEI mechanism and hence, the degradation becomes larger for all circuits.

Compared to our work, the results from the other two methods are certainly pessimistic with substantial difference for some circuits. As temperature of all devices is assumed constant at the ambient level, these approaches yield the positive delay change (increase) from the baseline values for all experimental circuits. Because BTI degradation worsens at reduced threshold voltage, the approach that considers  $\Delta V_{th,TEI}$  provides larger delay change than that from the other.

10-year delay degradation results in some selected circuits, under different operating frequencies with  $T_{amb} = 55$  °C, are reported in Table II. The delay results in this table vary from a few percent of degradation to a moderate percent of improvement. The frequency causes a direct influence on the dynamic power, and alters the static power over the change in temperature, whereas BTI stress is slightly affected by frequency variation at beyond GHz operation. The net delay of most FinFET circuits tends to decrease at high frequency.

In this study, we consider the impact of BTI at a particular stress time. However, BTI is generally a temporal effect which also varies with time. Since taking the time dependency of BTI into consideration may add more complexity to the simulation methodology, we assume in this study that all circuits under test receive a final BTI degradation at the end of the given (10-year) operation time.

## V. CONCLUSION

In this paper, we investigate the combined impact of BTI and TEI on the performance of combinational FinFET circuits. The proposed aging degradation prediction exploits the thermal/power characteristic of the device as well as the recursive effect of driving current from TEI and BTI. The results from experimental circuits designed with the 14-nm bulk tri-gate FinFET technology reveal that the 10-year circuit delay may either increase (by 0.5 – 2.3%) or decrease (up to 10%) under a certain power dissipation of each circuit. However, as temperature increases, BTI dominates TEI causing larger delay degradation in most circuits. On the other hand, high frequency causes stronger influence on TEI than BTI and as a result, all experimental circuits degrade slower at high frequency. We believe that this investigation may help clearly address temperature-dependent reliability issues in the future FinFET designs.

## ACKNOWLEDGMENT

This work was supported in part by Rajamangala University of Technology Phra Nakhon and the Coordinating Center for Thai Government Science and Technology Scholarship Students, National Science and Technology Development Agency under Project SCH-NR2014-271.

## REFERENCES

- [1] S. E. Liu, J. Wang, Y. Lu, D. Huang, C. F. Huang, W. H. Hsieh, J. H. Lee, Y. S. Tsai, J. R. Shih, Y. -H. Lee and K. Wu, "Self-Heating Effect in FinFETs and Its Impact on Devices Reliability Characterization," in *Proc. of the IEEE International Reliability Physics Symposium (IRPS)*, Waikoloa, HI, 2014, pp. 4A.4.1-4A.4.4.
- [2] H. Jiang, X. Liu, N. Xu, Y. He, G. Du and X. Zhang, "Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs," *IEEE Electron Device Letters*, vol. 36, no. 12, pp. 1258-1260, 2015.
- [3] M. Omaña, D. Rossi, T. Edara and C. Metra, "Impact of Aging Phenomena on Latches' Robustness," *IEEE Transactions on Nanotechnology*, vol. 15, no. 2, pp. 129-136, 2015.
- [4] K. T. Lee, W. Kang, E.-A. Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N.-I. Lee, A. Patel, J. Park and J. Park, "Technology Scaling on High-K & Metal-Gate FinFET BTI Reliability," in *Proc. of the IEEE International Reliability Physics Symposium (IRPS)*, Anaheim, CA, 2013, pp. 2D.1.1 - 2D.1.4.
- [5] S. Khan, I. Agbo, S. Hamdioui, H. Kukner, B. Kaczer, P. Raghavan and F. Cathoor, "Bias Temperature Instability Analysis of FinFET Based SRAM Cells," in *Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE)*, Dresden, Germany, 2014, pp. 1-6.
- [6] H. Kukner, M. Khatib, S. Morrison, P. Weckx, P. Raghavan, B. Kaczer, F. Cathoor, L. Van der Perre, R. Lauwereins and G. Groeseneken, "Degradation Analysis of Datapath Logic Subblocks under NBTI Aging in FinFET Technology," in *Proc. of the International Symposium on Quality Electronic Design (ISQED)*, Santa Clara, CA, 2014, pp. 473-479.
- [7] S.-Y. Kim, Y. M. Kim, K.-H. Baek, B.-K. Choi, K.-R. Han, K.-H. Park and J.-H. Lee, "Temperature Dependence of Substrate and Drain-Currents in Bulk FinFETs," *IEEE Transactions on Electron Devices*, vol. 54, no. 5, pp. 1259-1264, 2007.
- [8] S. Soleimani, A. Afzali-Kusha and B. Forouzandeh, "Temperature Dependence of Propagation Delay Characteristic in FinFET Circuits," in *Proc. of the International Conference on Microelectronics, Sharjah, UAE, 2008*, pp. 276-279.
- [9] W. Lee, Y. Wang, T. Cui, S. Nazarian and M. Pedram, "Dynamic Thermal Management for FinFET-Based Circuits Exploiting the Temperature Effect Inversion Phenomenon," in *Proc. of the IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)*, La Jolla, CA, 2014, pp. 105-110.
- [10] HSPICE PTM website. [online]. Available: <http://www.eas.asu.edu/~ptm>.
- [11] B. González, J. Roldán, B. Iñiguez, A. Lázaro and A. Cerdeira, "DC Self-Heating Effects Modelling in SOI and Bulk FinFETs," *Microelectronics Journal*, vol. 46, no. 4, pp. 320-326, 2015.
- [12] J. H. Choi, A. Bansal, M. Meterelliyoz, J. Murthy and K. Roy, "Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits," in *Proc. of the IEEE/ACM international conference on Computer-aided design*, New York, NY, 2006, pp. 583-586.
- [13] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao and S. Vrudhula, "Predictive Modeling of the NBTI Effect for Reliable Design," in *Proc. of the IEEE Custom Integrated Circuits (CICC)*, San Jose, CA, 2006, pp. 198-192.
- [14] W. Wang, S. Yang, S. Bhardwaj, S. Vrudhula, F. Liu and Y. Cao, "The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 2, pp. 173-183, 2010.
- [15] Y. Wang, S. D. Cotofana and L. Fang, "Statistical Reliability Analysis of NBTI Impact on FinFET SRAMs and Mitigation Technique Using Independent-Gate Devices," in *Proc. of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, Amsterdam, Netherlands, 2012, pp. 109-115.
- [16] N. Yadav, S. Jain, M. Pattanaik and G. K. Sharma, "NBTI Aware IG-FinFET Based SRAM Design Using Adaptable Trip-Point Sensing Technique," in *Proc. of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, Paris, France, 2014, pp. 122-128.
- [17] Y. Wang, S. D. Cotofana and L. Fang, "A Unified Aging Model of NBTI and HCI Degradation Towards Lifetime Reliability Management for Nanoscale MOSFET Circuits," in *Proc. of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, San Diego, CA, 2011, pp. 175 - 180.
- [18] V. Kleeberger, H. Graeb and U. Schlichtmann, "Predicting Future Product Performance: Modeling and Evaluation of Standard Cells in FinFET Technologies," in *Proc. of the ACM / EDAC / IEEE Design Automation Conference (DAC)*, Austin, TX, 2013, pp. 1-6.
- [19] M. Omaña, D. Rossi, N. Bosio and C. Metra, "Self-Checking Monitor for NBTI due Degradation," in *Proc. of the IEEE International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW)*, La Grande Motte, France, 2010, pp. 1-6.
- [20] H. Luo, Y. Wang, K. He, R. Luo, H. Yang and Y. Xie, "A Novel Gate-level NBTI Delay Degradation Model with Stacking Effect," in *Proc. of the International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation*, Gothenburg, Sweden, 2007, pp. 160-170.
- [21] K. Saluja, S. Vijayakumar, W. Sootkaneung and X. Yang, "NBTI Degradation: A Problem or a Scare?," in *Proc. of the International Conference on VLSI Design (VLSID)*, Hyderabad, India, 2008, pp. 137-142.
- [22] Y. Wang, H. Luo, K. He, R. Luo, H. Yang and Y. Xie, "Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation," *IEEE Transactions on Dependable and Secure Computing*, vol. 8, no. 5, pp. 756-769, 2010.
- [23] W. Sootkaneung, P. Lapamonpinyo, S. Chookaew and S. Howimarnporn, "NBTI in FinFET Circuits Under the Temperature Effect Inversion," in *Proc. of the IEEE International Conference on Computational Science and Engineering*, Paris, France, 2016, inpress.
- [24] B. C. Paul, K. Kang, H. Kufuoglu, M. Alam and K. Roy, "Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 4, pp. 743-751, 2007.